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[57] ABSTRACT
A digital communication system for parallel operation
of 16 or more transceiver units with the use of only
four interconnecting wires. A remote synchronization
circuit produces unit address control words sequen-
tially in data frames of 16 words. Means are provided
in each transceiver unit to decode calling signals and
to transmit calling and data signals. The transceivers
communicate with each other over one data line. The
synchronization unit communicates the address con-
trol information to the transceiver units over an ad-
dress line and further provides the timing information
over a clock line. A reference voltage level or ground
line completes the interconnecting four wire hookup.
12 Claims, 4 Drawing Figures
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DIGITAL COMMUNICATION SYSTEM tern may be varied from DC to a very high frequency
rate without the operational frequency of the system
ORIGIN OF THE INVENTION being limited bv. innerent design limitations.
Accordingly, it is an object of the present invention
The invention described herein was made by an em- 5 to provide a digital communication system having six-
ployee of the United States Government and may be teen or more parallel operational data units in which
manufactured and used by or for the government of the
 oniy four interconnecting wires are employed.
United States of America for governmental purposes
 It is a further object of the present invention to pro-
without the payment of any royalities thereon or there-
 vide a digita, communication system which is synchro-
10
 nized from a remote synchronization unit which may be
BACKGROUND OF THE INVENTION located in one of the data units.
.
 p. ., f , . . It is a still further object of the present invention to
i.t-ieia ot me invention provide a digital communication system requiring a re-This invention relates to data communication sys- \. , e , ... }. . ~ ....
tems and more particularly to digital data communica- 15 duced component count while retaining system flex.b.l-
tion system for use as digital telephone systems. ltv **the multlPle «q«ential utilization of circuit com-
2. Description of the Prior Art ponents. .
In modern communications systems it is frequently . Jet a"othe,r obJect of the Present "vention is to pro-
necessary to provide closed-loop communication vide a digital communication system having optimum
schemes utilizing minimum interconnection wires. For 20 ]°w component count and cost in which a flexible num-
example, in a space vehicle it may be desired to com- ber of units may be utilized.
municate voice or other transducer-derived informa- The foregoing and other objects, features, and advan-
tion to any one of a plurality of different locations in ta8es are achieved in the digital telephone system of the
the vehicle. Similarly, in military applications it may be present invention in which a single, remotely located
necessary to transmit data on a closed communication 25 (for example, in one of the data units) digital synchro-
network as for local distribution to tactical command nization unit is utilized to establish a timing reference
posts or the like. Telephone systems of the digital type for a digital communication system comprising sixteen
are particularly adaptable to these applications pro- or more data transmission and reception units. The sys-
vided they may be operated without undue bulkiness or tern synchronization unit provides clock pulses and ad-
complexity and without the necessity for a central ex- 30 dress words to each of the data units. The data units
change type control system. employ novel digital modulator means for providing
The multitude of circuit elements required in any dig- digital representations of analog voice wave forms or
ital communication system for use in a telephone oper- other analog data wave forms. Digital data is transmit-
ation in the prior art has been undesirably high. The ted from each data unit in an eight bit word length time
number of component systems and system circuit com- 35 interval following an eight bit word length address word
ponents is a direct factor in determining the efficiency associated with that particular data unit. All address
with which information may be transmitted in a data
 words are transmitted on an address line and all data
communication system. The interconnecting wires re-
 words are transmitted on a separate data line. Means
quired between units in even a small installation has
 are provided in the data units for decoding and appro-
also been undesirably high. In an effort to reduce the u
 priateiy routing incoming message data signifying the
size and the number of components used to transmit
 receipt of a ca,, or the recei t of data transmitted from
digital data in a telephone system, equipment engineers
 a callj umt Means are a,SQ provided for appropri.
have turned to the use of multifunctional integrated cir-
 ate, outputtingi in the eight bit time slot associated
cuitry. To date, however, it has been unpractical to
 with each data unit, the digkally modulated or encodedproduce a digital telephone system utilizing a small
 data from an . ^.^
number of interconnectmg wires which could provide
 h foregoing objects of the invention and other fea-
for the simultaneous transmission/reception from 16 or ^vantages of the invention will be more
more te ephone handset units simultaneously. ... . . ° , .. . „ . ._ .v
 readily appreciated from the following specification,
SUMMARY OF THE INVENTION 50 drawings, and the related claims.
The present invention provides a straightforward and , ™e invention may be better understood from the fol-
relatively inexpensive digital telephone system which Iowln8 detailed description thereof when taken m con-
provides relatively noise free data reception and trans- Junction with the accompanying drawings in which:
mission from a large number of individual transceiver BRIEF DESCRIPTION OF THE DRAWINGS
units. The system of the invention utilizes one remote „ - , , - , .
timing or synchronization unit while providing for the FIG l includes FIG. la & Ib and is an operational
interconnection of a large number of transmitting and block diagram of an individual digital communication
receiving stations through the use of a minimum num- data unit constructed in accordance with the teachings
ber of interconnecting wires or leads. In the described of the present invention;
form of the invention, sixteen or more transceiver units FIG. 2 is an operational block diagram of a digital
are coupled by only four separate leads. synchronization unit utilized in the digital communica-
Minimum circuit component count is achieved in the tion system of the present invention; and
present invention by the double and triple sequential FIG. 3 is a schematic diagram illustrating the data
utilization of the circuit components which is done
 65 format of the address words data transmitted over the
without diminishing the flexibility of the system param- address transmission line in the present invention and
eters. Synchronization techniques are used in the in- the data words which are transmitted over the data
vention so that the clock frequency or speed of the sys- transmission line in the present invention.
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DESCRIPTION OF THE ILLUSTRATED
EMBODIMENTS
Referring initially to FIGS. 2 and 3, the digital com-
munication system of the present invention may be best
understood by first examining the data frame format of
the binary digital information transmittd from one data
unit to another in the system.
A digital communication system such as that of the
present invention requires synchronization of units in
order that the digital data may be properly decoded;
Proper decoding of the information also requires a pre-
existing knowledge of the data format. FIG. 3, illus-
trates the format of the data words and address words
transmitted to and from the individual digital telephone
units of the invention. In operation, only four intercon-
necting lines are required to connect data units to per-
mit a data unit to either receive from or transmit to a
second unit. These are: a clock line, an address line, a
data line and a common reference voltage line such as
a ground reference. Three of these lines are illustrated
in FIG. 2 which depicts a block diagram of a digital syn-
chronization unit 10 (not shown on FIG. 1) utilized in
the present system. In the unit 10, the clock line is 21,
the address line is 22 and the common or reference line
is 23. Address words are transmitted by the single digi-
tal synchronization unit 10 to a plurality of digital com-
munication units over the address line 22. All timing
pulses originate in a clock 24 which transmits clock
pulses on the clock line 21 to each of the digital com-
munication units.
Referring now to FIG. 3, the format of the eight bit
address information words transmitted from the digital
synchronization unit to each of the digital communica-
tion units is shown in more detail. An address word
comprises an eight bit binary word in which the first bit
is a synchronization bit which signals the beginning of
the address word. The synchronization bit in the ad-
dress word is followed by a four bit binary name (gen-
erally a binary number which may vary from zero to
15) thus providing for up to 16 digital communication
units to operate in a system. It will of course be appreci-
ated that, if desired, more digital communication units
could be employed by adding one or more address bits
to the address word in a particular system or by assign-
ing the same address to a plurality of units. The final
three bits of the eight bit binary address word of FIG.
3 are not used in the embodiment of the invention to
be discussed; however, these three bits can provide for
up to eight binary commands to be transmitted from
the synchronization unit to a particular one of the data
units. These commands could comprise, for example,
turn on, turn off, calibrate, change volume, change
scale, or other appropriate commands which might be
utilized. In the description of the digital communica-
tion system which follows, the three command bits are
not utilized.
The data words of FIG. 3 follow generally the same
format as the address words. The first bit is used as a
synchronization bit. This is followed by four data bits
derived from an input transducer of some type. Three
bits, which again could be programmed commands if
desired, follow the data bits. The data words occur se-
quentially in time to the address words as depicted in
FIG. 3.
The clock 24 in the digital synchronization unit 10 of
FIG. 2 provides clock pulses at a predetermined rate to
a binary counter or timer 25. When the counter 25
reaches an all "ones" condition (overflow condition) it
provides inputs on all four of its output lines simulta-
neously to an AND gate 26. When this condition oc-
5 curs, the gate 26 provides an output pulse on a line 27.
When an output pulse on line 27 from gate 26 reaches
an AND gate 28 simultaneously with a clock pulse (on
the opposite input of gate 28), an output signal from
gate 28 is produced on a load command line 29. This
10 signals a parallel-to-serial (P/S) shift register 30 to
commence shifting its current contents out one bit at
a time (serially) onto the address line 22. The contents
of P/S shift register 30 is supplied thereto from a binary
name counter 31 which counts up by one upon receipt
15 of each timing pulse on line 27 from the binary timer
counter 25 and gate 26. Additionally, at this time the
three command bits (which are optional as previously
described) may be loaded into shift register 30 in paral-
lelfrom a command program register 32. The "word
20 synchronization" bit is provided as an input to shift reg-
ister 30 on a line 33 by a one bit register 34 which func-
tions as a word sync register.
In operation, after a predetermined number of binary
counts occur in the binary counter (or timer) 25 an
25 output pulse is produced from the gate 26 on the timing
line 27. This causes the address (name) counter 31 to
increase by one unit. Simultaneously, the gate 28 pro-
duces an output signal on load line 29 which causes the
parallel-to-serial shift register 30 to be loaded in paral-
30
 lei with the contents of registers 31, 32, and 34 and to
commence shifting its contents out serially, upon the
receipt of each succeeding clock pulse, on the address
line 22. This provides an eight bit address word on ad-
dress line 22 in the format as shown (address word 1)
35
 in FIG. 3. A predetermined command code which is en-
tered into a command program register 32 may also be
optionally provided. This command code could be
manually entered if desired.
As will be subsequently described, the individual data
units of the communication system can only receive or
transmit data on a data line (55 of FIG. 1) in a time in-
terval comprising an eight bit (duration) time slot im-
mediately following an address word having its own
name or I.D. code generated by the synchronization
unit as described. This occurs when either the address
of the telephone unit itself, of of the data unit which it
is currently programmed to respond to, is recognized
on the address line (56 of FIG. 1). This transmittal data
is in the form of an eight bit binary word as shown in
FIG. 3 labelled "data word 1." This data may comprise
the modulated or encoded data such as voice modula-
tion which is produced by a digital modulator 51 of
FIG. 1. While any suitable digital modulator may be
55 utilized for this purpose, it is contemplated that a digi-
tal modulation system such as that shown in the inven-
tor's copending U.S. Pat. application Ser. No. 196,931,
filed Nov. 9, 1971, may be utilized in the digital com-
munication system of the present application. This digi-
60 tal modulation system is particularly suitable for the
present purpose since it is frequency independent in its
operation and may be synchronized with the remainder
of the system by the receipt of clock pulses from a
source such as the digital synchronization unit of FIG.
65 2. The final three bits of the data word may also com-
prise command information for transmission to another
unit if desired. Again, it is not anticipated that these
bits be used in the presently described apparatus.
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A basis for the operational system of the present in-
vention is provided by the digital synchronization unit
of FIG. 2. This unit provides timing pulses and address
words defining a data frame comprising 16 eight bit
words, corresponding to sixteen or more data units.
These address words are spaced apart in time by an
eight bit time interval and these address words are pro-
duced on the address line 22. The words contain, oc-
curring sequentially, the name or code number of each
of the 16 digital communication units of the system. It
will be appreciated, of course, that the address infor-
mation need not appear sequentially, but could be pro-
grammed in any desired fashion or order. During the
eight bit duration time slots which follow each address
word, the digital telephone units may either transmit or
receive digital information on the data line in the man-
ner to be described.
Referring now to FIG. 1, a typical data unit of the
digital communication system of the present invention
is shown in block diagram form. This system comprises
a telephone hand set of the usual type which may be
provided with a dial or system of switches 52 for enter-
ing the number of code name of the party to be called.
This is illustrated in FIG. 1 as the program manual
entry register 52. The hand set is represented by switch
53 which has two positions. Position E which is nor-
mally open represents that the phone is on the hook,
and position E, the normally closed position, represents
that the phone is off the hook. When the hand set is
lifted from the cradle, theenable switch 53 of FIG. 1 is
connected to position E in the manner shown. This al-
lows programming of the register 52. Subsequently,
when the called party's number has been entered into
register 52, the "close to call" switch 54 is manually
connected as shown by the arrows. Switch 54 is also a
two position switch having a normally open connection
(NO), Function 1 indicated at 112 and a normally
closed connection (NC) Function 2 indicated at 114.
To provide the necessary control of the circuitry, the
NOT functions of 1 and 2, indicated at 117 and 118 re-
spectively, are required. The NOT functions are
formed by inverters 115 and 116 respectively. The ef-
fect of closing switches 53 and 54 will be subsequently
described in the operation description of the unit. All
data coming into the data unit enter on line 55, thQ sig-
nal line, and all address information enters on line 56.
The clock signals from the digital clock 24 of the re-
mote synchronization unit of FIG. 2 enter on line 57.
Finally, the fourth unit connecting wire required for
operation of the system is a common ground connec-
tion on line 58.
A parallel-to-serial shift register 60 is provided which
is interconnected with the described digital modulation
system 51. This shift register provides the digital data
which is output serially on line 60a to a NOR gate
60b.A fixed name output is also provided from a paral-
lel-to-serial fixed name output shift register 61 in a
manner which will be subsequently described. The out-
put from register 61 forms the second input line 61a
of NOR gate 60b. The gate 60* provides the digital data
which is output serially on line 55 from the telephone
unit when it is time for the particular data unit to trans-
mit. In the example shown, input data is derived from
a conventional analog signal-producing microphone
62. The voice data from the microphone 62 is supplied
to the digital modulating system 51 whose output is
supplied in parallel to shift register 60.
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Address signals arriving on address line 56 are pro-
vided to an eight bit serial-to-parallel address shift reg-
ister 63 and accumulate there. The contents of the shift
register 63 are provided in parallel to a caller's name
comparator 64 and fixed name comparator 65 via in-
terconnecting lines 63a-d. The fixed name comparator
65 is also supplied with input from a fixed name register
66. This register contains the fixed name or code of the
unit being described in the same manner as fixed name
register 67. Input data from this and other units are se-
rially supplied from the data or signal line 55 to a data
input serial-to-parallel shift register 68. Output signals
are supplied in parallel from the register 68 by connect-
ing lines 6Sa-d, to two four bit binary buffer memories
69 and 70. These are respectively, a four bit buffer
"data in" memory 69 and a four bit "other party name"
memory 70. The contents of the four bit "other party
name" memory are supplied to an indicator 71 which
may comprise a light emitting diode display (LED).
The output of the four bit "data in" buffer memory 69
is supplied to a digital-to-analog converter amplifier
and filter system 72. The system 72, which may be of
conventional design such as a resistive ladder D/A con-
verter, converts the digital data to an intelligible analog
signal and drives a speaker 73.
The output of the "other party name" buffer memory
70 is also supplied to a caller's name comparator 64.
The comparator 64 produces outputs on lines 97 and
98 when its two four bit inputs match. The output of
the caller's name comparator 64 is supplied to two
NAND gates 75 and 76 over lines 97 and 98. The out-
put of the fixed name comparator 65 is supplied to two
NAND gates, a "send data" gate 77 and a "receive
other party gate" 78. The output of the "receive other
party" gate 78 is supplied to a "five bit timer-clear reg-
ister" signal generator 79. The signal generator 69 in-
cludes a five bit timer 79a and NAND gates 79b and
79c interconnected to form a bistable latch.
The output of the serial-to-parallel input data shift
register 68 is also supplied by an overflow line 102 to
one input of a "being called" NAND gate 80. The out-
put of "being called" gate 80 is used to ring a bell 81.
The output of gate 80 also supplies one input of a sec-
ond NAND gate 82 which is conditioned by a manual
program signal. This manual program is affected when
the "close to call" switch 54 is connected. When this
occurs the gate 82 causes the "other party name"
memory 70 to be loaded in parallel with the contents
of shift register 68. This also enables a "Translate data"
NAND gate 110 (see "call interrupt" breakpoint 112)
which conditions the "four bit buffer data in" memory
69, via an amplifier 111. This permits incoming voice
data to reach the D/A amplifier and filter circuit 72 for
conversion to analog form once the call is initiated by
closing the switch 54.
The operation of the system of FIG. 1 may be best
understood by an explanation of the process of signal
sequences which serves for calling another party and
for receiving a call from another party. It will be re-
called in this discussion that the individual telephone or
data unit of the present system can only transmit or re-
ceive data following the receipt of an address word
containing a) its own coded address number or, when
programmed to receive, b) the programmed address
number or name of a calling party or party to be called
which is manually entered into the system via the pro-
3,828,137
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gram register 52 or automatically entered by a calling
party in the manner to be described.
With the telephone recewer on the hook, switch 53
is in its "not enabled" or E position, and switch 54 is
in its normally closed (NC) or Function 2 position. In
this position the data unit is inoperative and it is not en-
abled to receive or transmit data. Addresses entering
shift register 63 on address line 56 are supplied to the
"fixed name" comparator 65 and the "caller's name"
comparator 64 via lines 63a-d. The fixed name com-
parator 65 compares the received address with the
fixed name supplied from the fixed name register 66.
However, because the unit is not enabled even though
the positive comparison may be effectuated and an out-
put signal produced from comparator 65, no output sig-
nal is provided from gate 77 because no conditioning
signal for gate 77 is present on line 90 which is con-
nected to breakpoint 118. Also, no output signal is pro-
duced from"receive other party" gate 78 because no
conditioning signal which would be necessary for a gate
78 output to occur is provided on line 91^when the tele-
phone receiver is on the hook, position E. Thus the sys-
tem merely cycles continuously in a disenabled mode
and is unable to receive or transmit data as long as the
telephone hand set switch 53 and manual switch 54 are
in their unoperative positions E and 2 respectively. It
will be noted in this operation that voice data is not re-
ceived until the called phone is lifted; however, as will
be described, the data word containing the calling par-
ty's name must be received with the called party's
phone on the hook.
When it is desired to place a call to another unit in
the digital telephone system, the first step of placing the
call is to lift the telephone receiver or hand set from the
hook. This places the switch 53 into the enabled posi-
tion E. This enables the operation of the program regis-
ter 52 into which the number of the party being called
may be manually entered as by dial or switches, etc.
When the "party to be called" code number is manu-
ally entered in the program register 52 when the close
to call switch 54 is manually actuated. When this switch
54 is actuated, an enable signal is provided via break-
point 112 and causes the gate 82 to produce an output
signal which loads the "other party name" buffer mem-
ory 70 with the contents of the serial-to-parallel data
shift register 68. Register 68 at this time, contains the
manually programmed name of the party to be called
(from program register 52). This name is thus entered
into the "other party name" memory 70 and displayed
in the indicators 71 and is also supplied to the caller's
name comparator 64. If desired a PRESET party's
name may be called by previously entering this name
into the program register 52 and manually activating
the switch 54 without lifting the telephone handset.
This causes a preset signal to appear on PRESET line
113, thereby loading serial-to-parallel shift register 68
with the name. From this point on, the generation of a
signal to this party is actuated as just described for a
manual call.
When the called party's address is generated by the
digital synchronization unit of FIG. 2 and is entered
into the serial-to-parallel address shift register 63 over
the address input line 56 (corresponding to line 22 of
FIG. 2), it is supplied to the "callers name comparator"
64 by the serial-to-parallel address shift register 63. An
output signal is then produced from the caller's name
comparator on its output lines 97 and 98 as this ad-
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dress now matches the contents of the "other party
name" buffer memory 70. The gate 76 then produces
an output pulse on output line 99 which conditions the
"fixed name out" parallel-to-serial shift register 61 to
transmit the name of the calling unit on output data line
55. Output line 55 will then, in the time slot allocated
for the called units data, contain the address of the call-
ing unit.
At the addressed (called) data unit, the address infor-
mation appears on line 56 (corresponding to line 22 of
FIG. 2) from the digital synchronization unit of FIG. 2.
Normally, when the "called party" telephone receiver
is on the hook, the output of the "fixed name" compar-
ator 65 causes an output pulse on the "send data" line
100. In the usual case this would cause no data to be
sent out as there would be no data contained in the
parallel-to-serial shift register 60 since the handset is on
the hook. However, in this instance the calling party
data unit has placed his own unit's number (name) in
the time slot immediately following the called party's
address word. Thus, data now appears on the data input
line 55 in this time slot. This data is entered into the
serial-to-parallel shift register 68 and since the data is
address or name data (containing a fifth or sync bit as
in FIG. 3), it causes an overflow pulse to appear on line
102. With the telephone hand set at the called party
phone on the hook, the gate 80 is conditioned via line
104 to produce an output on line 103 on receipt of an
input via line 102. Upon receipt of the pulse on line
102, the output on line 103 causes the bell 81 to sound
to page the called party. The data from the serial-to-
parallel shift register 68 (i.e., the "calling party" name)
is also displayed on the "other party indicator" 71 as
it is presented to the "other party name" buffer mem-
ory 70 in this process.
When the called party's telephone bell is ringing and
he lifts his receiver off the hook, the conditioning signal
on line 104 is removd from the NAND gate 80 and the
bell stops ringing. This also locks the "other party
name" in the "other party name" buffer memory 70 at
the party's telephone. From this time until the set is re-,
programmed the calling party's name appears in the
buffer memory 70 of the called party's telephone.
When the called party answers the telephone and the
calling party's name is locked in his "other party name"
four bit buffer memory 70, the next time the calling
party's address appears on the address line 56 it
matches the name in the "other party name" buffer
memory 70 of the called party's unit. The address on
address line 56 is supplied to shift register 63 and this
signal is presented to the caller's name comparator 64.
Since the receiver of the called party is now off the
hook and the names match, an output signal is pro-
duced from gate 75 on the received data line 106. This
causes the "five bit timer-clear circuit" 79 to function.
In this case, circuit 79 functions not to produce a "clear
pulse" on line 79d. Normally the "clear circuit" 79
would function to produce a "clear pulse" five bits
later in time to clear the contents of serial-to-parallel
"data input" shift register 68. Thus when the eight bit
data word arrives from the calling party over line 55,
the data is allowed to enter serial-to-parallel shift regis-
ter 68. The data is then presented to the "data in"
buffer register 69. The data is supplied from the four bit
buffer "data in" register 69 to a digital-to-analog con-
verter 72 where it is converted into analog form, ampli-
fied, filtered, and sounded on speaker 73.
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Once the circuit is thus established for a two-way the scope of the appended claims without departing
conversation, the information-containing data is trans- from the spirit of the invention,
mitted on the data line 55 in the time slot immediately I claim:
following the address word's occurrence on address 1. A digital communication system having four inter-
line 56 for both the transmitting station and the called 5 connecting conducting lines including a data line, an
party station. For example, assume station number 1 is address line, a clock line, and a reference voltage level
calling station number 2. In the eight bit time slot fol-
 or ground line and comprising-
lowing the address word for station number 1, data is
 a a piuraiity of &yte\ data transceiver units con-
output from the parallel-to-serial shift register 60 in sta-
 nected to said 4^1 data line-
tion number 1 on the data output line 551 and is re- 10
 b a centra, synchronization um
:
t for producing on
cewed at station number 2 in its data in shift register ^
 addna „ a(Jdress contro, wo
H
rd ^ .„.
68. Similarly, in the time slot after address 2 occurs on formation referencing each of said plural trans-
hne 56 station number 2 may transmit data out from .
 } . predetermined time sequence, andits parallel-to-senal shift register 60. This data is re-
 e . •
 v
 .. , , ,. . ; . .
ceived in "data in" buffer input memory 69 in station 15 fo\ Producing, on said clock line, clock pulse s,g-
number 1 over serial-to-parallel shift register 68 at sta- na!s for usejn timinS. the operation of digital cir-
tion number 1. ciutry in said transceiver units;
To summarize the operation, a circuit is established c" means m eaf* of said transceiver units for serially
by the calling party by entering the called party's name receiving said address control word information,
through the program register 52. The calling party's 20 for decoding said address information, and for rec-
name is transmitted to the called station where it is re- ogmzmg an address code corresponding to another
ceived and decoded by the called station. The number particular transceiver unit and an address code for
of the calling party is entered into the "other party" itself; and
buffer memory 70 at the called station and the called d- means responsive to said recognition means for se-
station's bell rings. Thus, the called station contains the 25 rially transmitting on said data line digital data in-
calling station's name in its "other party name" mem- formation from an input device upon recognition
ory at all times thereafter and vice versa. When this of its own address code and for receiving and de-
condition is established, each time slot following the coding digital data from said data line upon recog-
address word transmitted from the data synchroniza- nition of the address of said other particular trans-
tion unit of FIG. 2 is followed by the data transmitted 30 ceiver unit.
by that particular sending unit. In this manner up to 2. A system as defined in claim 1 further including in
eight simultaneous two way conversations may be car- each transceiver unit address initialization means for
ried on utilizing the digital telephone system of the transmitting its own address code information on said
present invention. As a common timing and synchroni- data line in the regular time sequence allocated for a
zation circuit (for example that of FIG. 2) is used for 35 second transceiver unit in said predetermined time se-
al! sixteen units of the data system, synchronization of quence when it is desired to initiate a call to said sec-
all units is assured. Also the design of the system per-
 ond transceiver unit.
mils data transfer at a rate determined solely by the fre- 3.
 A system as defined in claim 2 further including
quency of the clock oscillator 24 of FIG. 2. This fre-
 means in each transceiver unit for signaling a calling
quency may be varied from DC to the maximum fre- w
 signal upon receipt of address information on said data
quency handling capabilities of TTL (transistor-
 line from a ^^ transceiver unit,
transistor logic) circuit capability. This allows the inter-
 4 A system ^ defined fa claim , wherein ^ data
rogation techniques to be tailored for various data rates
 from a di ita, data m t devke comprises voice data
as-system-requirements vary. An exemplary variation is
 from a di jta, voice modulator and said di ita, commu.
theuse of more or less telephone units in a particular
 nicatjon system comprises a digital telephone system.
It will be appreciated that the communication system
 m d fa
^^S^Z^ES^ ^c^^W**^*^**,signal could be initiated when a called party's data sync 50 numerical information words at east four binary digits
bit is present prior to pushing the "close to call" switch. ln length, thereby prov.dmg for 16 or more such trans-
With this modification, the "call" function would be ce'veAr units m a four conductor system,
disabled. Additionally, conference calls (group mes- 6" * dl8ltal communication system having 16 or more
sages or instructions) could be initiated by a one-way « parallel operational data transceiver units intercon-
disable bush signal. "Conferees" could listen into the 55 nected by at least three 1'nes, a clock line, an address
group message or instructions by simply calling the line> and a data hne and comprising:
same number. Full conference calls could be con- a sm&e di8?tal data synchronization unit for provid-
ducted by having all phones monitor the data line and ing on said address data line, address code digital
intercept all data words instead of just the one pro- , information referencing said transceiver units and
gram. This could also be accomplished by reprogram- a single clock for producing, on said clock line,
ing selected phones to have the same number. If de- timing data for use by said transceiver units;
sired, automatic recall could be accomplished by mem- means in said transceiver units for transmitting digital
orizing the numbers of phones which have just called. data on said digital data line connecting all said
As indicated by the foregoing comments, the disclosure ^» transceiver units;
and description of the present invention is illustrative means in said transceiver units for generating a call-
and explanatory thereof, and various changes in the de- ing signal from a first transceiver unit to any or all
tails of the illustrated construction may be made within of the other of said transceiver units;
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means in said transceiver units for recognizing said
calling signal from a particular transceiver unit; •-
and
means in said transceiver units responsive to said rec-
ognizing means for decoding digital information 5
presented on said data line when a particular trans-
ceiver unit is called.
7. The apparatus of claim 6 and further including
means for converting said decoded digital data to ana-
log data form. 10
8. The apparatus of claim 6 wherein said digital sig-
nals are applied to said address line and said data line
in serial digital data form, but are processed internally
in said transceiver units in parallel digital data form.
9. The apparatus of claim 6 wherein said recognizing 15
means comprises a serial-to-parallel register and plural
digital comparator means including a caller's name dig-
ital comparator and a fixed name digital comparator
each capable of producing output recognition signals
20
on an output line when positive comparison is effected
with a programmed digital input signal.
10. The apparatus of claim 6 wherein all the digital
circuitry in said transceiver units are operated synchro-
nously by clock signals from said single clock in said
data synchronization unit.
11. The apparatus of claim 6 wherein said means for
generating a calling signal from a transceiver unit com-
prises a parallel-to-serial shift register and means for
supplying said register with a digital code representa-
tive of said first or calling transceiver unit, and means
for coupling the output of said shift register onto said
data line.
12. The apparatus of claim 6 wherein said digital in-
formation decoding means and said recognizing means
share in common multifunctional, digital circuitry com-
prising a single multifunctional, digital serial-to-parallel
shift register.
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